

## NVM Express Technical Errata

<b>Errata ID</b>	007
<b>Affected Spec Ver.</b>	NVM Express 1.0
<b>Corrected Spec Ver.</b>	

### Submission info

Name	Company	Date
Kevin Marks	Dell	3/29/2011

This erratum makes editorial changes to section 3.

Description of the specification technical flaw

**Modify the register fields in section 3.1.1 as shown below:**

Bit	Type	Reset	Description										
40:37	RO	Impl Spec	<p><b>Command Sets Supported (CSS):</b> This field indicates the I/O Command Set(s) command set(s) that the controller supports. A minimum of one command set shall be supported. The field is bit significant. If a bit is set to '1', then the corresponding I/O Command Set command set is supported. If a bit is cleared to '0', then the corresponding I/O Command Set command set is not supported.</p> <table border="1"> <thead> <tr> <th>Bit</th><th>Definition</th></tr> </thead> <tbody> <tr> <td>37</td><td>NVM command set</td></tr> <tr> <td>38</td><td>Reserved</td></tr> <tr> <td>39</td><td>Reserved</td></tr> <tr> <td>40</td><td>Reserved</td></tr> </tbody> </table>	Bit	Definition	37	NVM command set	38	Reserved	39	Reserved	40	Reserved
Bit	Definition												
37	NVM command set												
38	Reserved												
39	Reserved												
40	Reserved												
31:24	RO	Impl Spec	<p><b>Timeout (TO):</b> This is the worst case time that host software shall wait for the controller to become ready (CSTS.RDY set to '1') after a power-on or reset (refer to section 7.3) event (CC.EN is set to '1' by software). This worst case time may be experienced after an unclean shutdown; typical times are expected to be much shorter. This field is in 500 millisecond units.</p>										
18:17	RO	Impl Spec	<p><b>Arbitration Mechanism Supported (AMS):</b> This field is bit significant and indicates the optional arbitration mechanisms supported by the controller. If a bit is set to '1', then the corresponding arbitration mechanism is supported by the controller. <del>The round robin arbitration mechanism is not listed since all controllers shall support this arbitration mechanism.</del> Refer to section Error! Reference source not found. for arbitration details.</p> <table border="1"> <thead> <tr> <th>Bit</th><th>Definition</th></tr> </thead> <tbody> <tr> <td>17</td><td>Weighted Round Robin + with Urgent</td></tr> <tr> <td>18</td><td>Vendor Specific</td></tr> </tbody> </table> <p><del>The round robin arbitration mechanism is not listed since all controllers shall support this arbitration mechanism.</del></p>	Bit	Definition	17	Weighted Round Robin + with Urgent	18	Vendor Specific				
Bit	Definition												
17	Weighted Round Robin + with Urgent												
18	Vendor Specific												
16	RO	Impl Spec	<p><b>Contiguous Queues Required (CQR):</b> This field is set to '1' if the controller requires that I/O Submission Queues and I/O Completion Queues are required to be physically contiguous. This field is cleared to '0' if the controller supports I/O Submission Queues and I/O Completion Queues that are not physically contiguous. If this field is set to '1', then the Physically Contiguous bit (CDW11.PC) in the Create I/O Submission Queue and Create I/O Completion Queue commands shall be set to '1'.</p>										
15:00	RO	Impl Spec	<p><b>Maximum Queue Entries Supported (MQES):</b> This field indicates the maximum individual queue size that the controller supports. This value applies to each of the I/O Submission Queues and I/O Completion Queues that host software may create. This is a 0's based value. The minimum value is 1h, indicating two entries.</p>										

**Modify the register fields in section 3.1.5 as shown below:**

Bit	Type	Reset	Description										
23:20	RW	0	<b>I/O Completion Queue Entry Size (IOCQES):</b> This field defines the I/O Completion Queue entry size that is used for the selected I/O Command Set. The required and maximum values for this field are specified in the Identify Controller data structure in Figure 65 for each I/O Command Set. The value is in bytes and is specified as a power of two ( $2^n$ ).										
19:16	RW	0	<b>I/O Submission Queue Entry Size (IOSQES):</b> This field defines the I/O Submission Queue entry size that is used for the selected I/O Command Set. The required and maximum values for this field are specified in the Identify Controller data structure in Figure 65 for each I/O Command Set. The value is in bytes and is specified as a power of two ( $2^n$ ).										
15:14	RW	0h	<p><b>Shutdown Notification (SHN):</b> This field is used to initiate shutdown processing when a shutdown is occurring, (i.e., a power down condition is expected.) For a normal shutdown notification, it is expected that the controller is given time to process the shutdown notification. For an abrupt shutdown notification, the host may not wait for shutdown processing to complete before power is lost.</p> <p>The shutdown notification values are defined as:</p> <table border="1"> <thead> <tr> <th>Value</th><th>Definition</th></tr> </thead> <tbody> <tr> <td>00b</td><td>No notification; no effect</td></tr> <tr> <td>01b</td><td>Normal shutdown notification</td></tr> <tr> <td>10b</td><td>Abrupt shutdown notification</td></tr> <tr> <td>11b</td><td>Reserved</td></tr> </tbody> </table> <p>Shutdown notification should be issued by host software prior to any power down condition and prior to any change of the PCI power management state. It is recommended that shutdown notification also be sent prior to a warm reboot. To determine when shutdown processing is complete, refer to CSTS.SHST. Refer to section <b>Error! Reference source not found.</b> for additional shutdown processing details.</p>	Value	Definition	00b	No notification; no effect	01b	Normal shutdown notification	10b	Abrupt shutdown notification	11b	Reserved
Value	Definition												
00b	No notification; no effect												
01b	Normal shutdown notification												
10b	Abrupt shutdown notification												
11b	Reserved												
13:11	RW	0h	<p><b>Arbitration Mechanism Selected (AMS):</b> This field selects the arbitration mechanism to be used. This value shall only be changed when EN is cleared to '0'. Host software shall only set this field to supported arbitration mechanisms indicated in CAP.AMS. If this field is set to an unsupported value, the behavior is undefined.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Definition</th></tr> </thead> <tbody> <tr> <td>000b</td><td>Round Robin</td></tr> <tr> <td>001b</td><td>Weighted Round Robin + with Urgent</td></tr> <tr> <td>010b – 110b</td><td>Reserved</td></tr> <tr> <td>111b</td><td>Vendor Specific</td></tr> </tbody> </table>	Value	Definition	000b	Round Robin	001b	Weighted Round Robin + with Urgent	010b – 110b	Reserved	111b	Vendor Specific
Value	Definition												
000b	Round Robin												
001b	Weighted Round Robin + with Urgent												
010b – 110b	Reserved												
111b	Vendor Specific												

**Modify the register fields in section 3.1.5 as shown below:**

Bit	Type	Reset	Description						
06:04	RW	0h	<p><b>I/O Command Set Selected (CSS):</b> This field specifies the I/O Command Set command set that is selected for use for the I/O Submission Queues. Host software Software shall only select a supported I/O Command Set command set, as indicated in CAP.CSS. This field The command set shall only be changed when the controller is disabled (CC.EN is cleared to '0'). The I/O Command Set command set selected shall be used for all I/O Submission Queues.</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Value</th><th>Definition</th></tr> </thead> <tbody> <tr> <td>000b</td><td>NVM Command Set command set</td></tr> <tr> <td>001b – 111b</td><td>Reserved</td></tr> </tbody> </table>	Value	Definition	000b	NVM Command Set command set	001b – 111b	Reserved
Value	Definition								
000b	NVM Command Set command set								
001b – 111b	Reserved								
00	RW	0	<p><b>Enable (EN):</b> When set to '1', then the controller shall process commands based on Submission Queue Tail doorbell writes. When cleared to '0', then the controller shall not process commands nor post submit completion queue entries to Completion Queues. When this field transitions from '1' to '0', the controller is reset (referred to as a Controller Reset). The reset deletes all I/O Submission Queues and I/O Completion Queues created, resets the Admin Submission Queue and Admin Completion Queues, and brings the hardware to an idle state. The reset does not affect PCI Express registers nor the Admin Queue registers (AQA, ASQ, or ACQ). All other controller registers defined in this section are reset. The controller shall ensure that there is no data loss for commands that have been completed had corresponding completion queue entries posted to an I/O Completion Queue prior to the host as part of the reset operation. Refer to section 7.3 for reset details.</p> <p>When this field is cleared to '0', the CSTS.RDY bit is cleared to '0' by the controller. When this field is set to '1', the controller sets CSTS.RDY to '1' when it is ready to process commands. The Admin Queue registers (AQA, ASQ, and ACQ) shall only be modified when EN is cleared to '0'.</p>						

**Modify the register fields in section 3.1.6 as shown below:**

Bit	Type	Reset	Description										
03:02	RO	0	<p><b>Shutdown Status (SHST):</b> This field indicates the status of shutdown processing that is initiated by the host setting the CC.SHN field <b>appropriately</b>.</p> <p>The shutdown status values are defined as:</p> <table border="1"> <thead> <tr> <th>Value</th><th>Definition</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Normal operation (no shutdown has been requested)</td></tr> <tr> <td>01b</td><td>Shutdown processing occurring</td></tr> <tr> <td>10b</td><td>Shutdown processing complete</td></tr> <tr> <td>11b</td><td>Reserved</td></tr> </tbody> </table> <p>To start executing commands on the controller after a shutdown operation (CSTS.SHST set to 10b), a reset (CC.EN cleared to '0') is required. If host software issues commands to the controller without issuing a reset, the behavior is undefined.</p>	Value	Definition	00b	Normal operation (no shutdown has been requested)	01b	Shutdown processing occurring	10b	Shutdown processing complete	11b	Reserved
Value	Definition												
00b	Normal operation (no shutdown has been requested)												
01b	Shutdown processing occurring												
10b	Shutdown processing complete												
11b	Reserved												
01	RO	0	<p><b>Controller Fatal Status (CFS):</b> This field is set to '1' when <b>Indicates that</b> a fatal controller error occurred that could not be communicated in the appropriate Completion Queue. This field is cleared to '0' when a fatal controller error has not occurred. Refer to section 9.5.</p>										
00	RO	0	<p><b>Ready (RDY):</b> This field is set to '1' when the controller is ready to process commands after CC.EN is set to '1'. This field shall be cleared to '0' when CC.EN is cleared to '0'. Commands shall not be issued to the controller until this field is set to '1' after the CC.EN bit is set to '1'. Failure to follow this requirement produces undefined results. Host software <b>Software</b> shall wait a minimum of CAP.TO seconds for this field to be set to '1' after setting CC.EN <b>transitions from '0' to '1' from a previous value of '0'</b>.</p>										

**Modify the first paragraph in section 3.1.7 as shown below:**

### 3.1.7 Offset 24h: AQA – Admin Queue Attributes

This register defines the attributes for the Admin Submission Queue and Admin Completion Queue. The Queue **ID Identifier** for the Admin Submission Queue and Admin Completion Queue is 0h. The Admin Submission Queue's priority is determined by the arbitration mechanism selected, refer to section 4.7. The Admin Submission Queue and Admin Completion Queue **Queues** are required to be in physically contiguous memory.

**Modify the register fields in section 3.1.8 as shown below:**

Bit	Type	Reset	Description
63:12	RW	Impl Spec	<p><b>Admin Submission Queue Base (ASQB):</b> Indicates the 64-bit physical address for the Admin Submission Queue. This address shall be memory page aligned (based on the value in CC.MPS). All Admin commands, including creation of <b>additional I/O</b> Submission Queues and <b>I/O</b> Completions Queues shall be submitted to this queue. For the definition of Submission Queues, refer to section 4.1.</p>

**Modify the register fields in section 3.1.9 as shown below:**

Bit	Type	Reset	Description
63:12	RW	Impl Spec	<p><b>Admin Completion Queue Base (ACQB):</b> Indicates the 64-bit physical address for the Admin Completion Queue. This address shall be memory page aligned (based on the value in CC.MPS). All completion <b>queue</b> entries for the commands submitted to the Admin Submission Queue shall be posted to this Completion Queue. This queue is always associated with interrupt vector 0. For the definition of Completion Queues, refer to section 4.1.</p>

**Modify the register fields in section 3.1.10 as shown below:**

### 3.1.10 Offset (1000h + 8\*y): SQyTDBL – Submission Queue y Tail Doorbell

This register defines the doorbell register that updates the Tail entry pointer for Submission Queue y. The value of y is equivalent to the Queue **ID Identifier**. This indicates to the controller that new commands are ready for processing.

The host should not read the doorbell registers. If a doorbell register is read, the value returned is undefined. Writing a non-existent or unallocated Submission Queue Tail Doorbell has undefined results.

Bit	Type	Reset	Description
31:16	RO	0	Reserved
15:00	RW	0h	<b>Submission Queue Tail (SQT):</b> Indicates the new value of the Submission Queue Tail entry pointer. This value shall overwrite any previous Submission Queue Tail entry pointer value provided. The difference between the last SQT write and the current SQT write indicates the number of commands added to the Submission Queue; <b><i>note that queue rollover needs to be accounted for.</i></b>  <b>Note:</b> Submission Queue rollover needs to be accounted for.

**Modify the register fields in section 3.1.11 as shown below:**

### 3.1.11 Offset (1004h + 8\*y): CQyHDBL – Completion Queue y Head Doorbell

This register defines the doorbell register that updates the Head entry pointer for Completion Queue y. The value of y is equivalent to the Queue **ID Identifier**. This indicates Completion Queue entries that have been processed by host software.

The host should not read the doorbell registers. If a doorbell register is read, the value returned is undefined. Writing a non-existent or unallocated Completion Queue Head Doorbell has undefined results.

Host software should ensure it continues to process completion **queue** entries within Completion Queues regardless of whether there are entries available in a particular or any Submission Queue.

Bit	Type	Reset	Description
31:16	RO	0	Reserved
15:00	RW	0h	<b>Completion Queue Head (CQH):</b> Indicates the new value of the Completion Queue Head entry pointer. This value shall overwrite any previous Completion Queue Head value provided. The difference between the last CQH write and the current CQH entry pointer write indicates the number of entries that are now available for re-use by the controller in the Completion Queue; <b><i>note that queue rollover needs to be accounted for.</i></b>  <b>Note:</b> Completion Queue rollover needs to be accounted for.

**Modify the third paragraph in section 3.2 as shown below:**

**Note:** UEFI drivers do not encounter the 1MB limitation, and thus when using UEFI there is not a need for the Index/Data Pair mechanism. Thus, this feature is optional for the controller to support and may be obsoleted as UEFI becomes pervasive.

Disposition log

3/29/2011	Erratum captured.
5/10/2011	Erratum ratified.

*Technical input submitted to the NVMHCI Workgroup is subject to the terms of the NVMHCI Contributor's agreement.*